Form PTO-1449 U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.		Serial No.		
					BDG018				
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)						Applicant Chia-Chung Wang et al.			
			บ.ร.	Patent Documents					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing D If Appro		
PD	AA	4,955,523	09/1990	Calomagno et al.	228	179			
1	AB	4,970,571	11/1990	Yamakawa et al.	357	71			
	AC	4,984,358	01/1991	Nelson	29	830			
	AD	5,074,947	12/1991	Estes et al.	156	307.3			
	AE	5,106,461	04/1992	Volfson et al.	205	125			
	AF	5,116,463	05/1992	Lin et al.	156	653			
	AG	5,137,845	08/1992	Lochon et al.	437	183			
	AH	5,167,992	12/1992	Lin et al.	427	437		-	
	AI	5,196,371	03/1993	Kulesza et al.	437	183			
	ΑJ	5,209,817	05/1993	Ahmad et al.	156	643			
	AK	5,237,130	08/1993	Kulesza et al.	174	260			
	AL	5,260,234	11/1993	Long	437	203			
PD	AM	5,261,593	11/1993	Casson et al.	228	180.22			
			Foreig	n Patent Document	5				
				Translation					
		Document	Date	Country	Class	Subclass	Yes	No	
PP	AN	BP 0 718 882 A1	06/1996	European Patent Office	HO1L	23/057			
Ph	AO	WO 97/38563	10/1997	WIPO	H05K	1/03			
	0	ther Art (Inc)	luding Autho	r, Title, Date, P	ertinent	Pages, Etc	:.)		
PD	AP	Markstein et al., "Controlling the Variables in Stencil Printing," Electronic Packaging & Production, February 1997, pp. 48-56.							
PD	AQ	Elenius, "Choosing a Flip Chip Bumping Supplier - Technology an IC Package contractor should look for," Advanced Packaging, March/April 1998, pp. 70-73.							
Examiner	PHUC	T. DANG	Date Consi	dered 9/28/	200 4				
	Draw 1	ine through c	itation if r	red, whether or no not in conformance n to Applicant.					

Form PTO-1449				Atty Docket No. Serial No.			Vo .		
U.S. Department of Commerce, Patent and Trademark Office				BDG018		10/646,415			
INFORMATION DISCLOSURE STATEMENT				Applicant					
(Use several sheets if necessary)				Chia-Chung Wang et al.					
(0.10)					Filing	Date	Group Art Unit		
		OCT 1 4 2003 7			August 22, 2003				
	The state of the s	AT P. THAIR MARKE	U.S.	Patent Documents					
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing D If Appro		
PD	AA	6,137,163	10/24/00	Kim et al.	257	686			
1	AB	6,180,881	01/30/01	Isaak	174	52.4			
	AC	6,188,127	02/13/01	Senba et al.	257	686			
	AD	6,235,554	05/22/01	Akram et al.	438	109			
	AE	6,335,565	01/01/02	Miyamoto et al.	257	686			
	AF	6,492,718	12/10/02	Ohmori	257	686			
PD	AG	6,564,454	05/20/03	Glenn et al.	29	852			
	АН								
	AI								
	ΑJ								
	AK					·			
	AL								
	AM						-		
			Foreign	n Patent Document	6				
	Translati							ation	
		Document	Date	Country	Class	Subclass	Yes	No	
	AN								
	AO								
	0	ther Art (Inc.	luding Autho	r, Title, Date, Po	ertinent	Pages, Etc	.)		
	AP								
							· · · · · · · · · · · · · · · · · · ·		
	AQ								
Examiner	PHU	CT. DANG	Date Consid	dered 9/28/200	0 4				
	Draw l	ine through c	itation if n	ed, whether or no ot in conformance to Applicant.				e with de copy	

<u> </u>								
Form PTO-1449					Atty Do	cket No.	Serial No.	
U.S. Department of Commerce, Patent and Trademark Office					BDG018		10/646,415	
OINTERMATION DISCLOSURE STATEMENT				Applicant				
(Use Deveral sheets if necessary) SP (5 700) U.S. Patent Documents				Chia-Chung Wang et al.				
				Filing Date		Group Art Unit		
				August	22, 2003			
TR	OEMACH.		v.s.	Patent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
PP	AA	5,149,958	09/1992	Hallenbeck et al.	250	216		
	AB	5,523,608	06/1996	Kitaoka et al.	257	433		
	AC	5,834,835	11/1998	Maekawa	257	680		
	AD	5,893,723	04/1999	Yamanaka	438	65		
1/	AE	5,929,516	07/1999	Heerman et al.	257	701		
PP	AF	6,001,671	12/1999	Fjelstad	438	112		
	AG							
	AH	_						
	AI							
	AJ							
	AK					<u> </u>		
	0	ther Art (Inc.	luding Autho	r, Title, Date, P	ertinent	Pages, Etc	:.)	
PP	AN	Harper, "Electronic Packaging and Interconnection Handbook," Third Edition, Published by McGraw-Hill, 2000, page 7.42.						
	AM	Towle et al., "Bumpless Build-Up Layer Packaging," 7 pages, downloaded from www.Intel.com on November 1, 2002.						
	AN	Towle et al., "Bumpless Build-Up Layer Packaging," 19 pages, dated November 11, 2001, downloaded from www.intel.com on November 1, 2002.						
	AO	Teixeira, "Bumpless Build-Up Layer Packaging Technology," Intel Backgrounder, 4 pages, downloaded from www.Intel.com on November 1, 2002.						
1/	AP	Braunisch et al., "Electrical Performance of Bumpless Build-Up Layer Packaging," 15 pages, downloaded from www.Intel.com on November 1, 2002.						
PD	AQ	Braunisch et al., "Electrical Performance of Bumpless Build-Up Layer Packaging," 2002 Electronic Components and Technology Conference, 6 pages, downloaded from www.intel.com on November 1, 2002.						
Examiner P	HVC	T. DANG	Date Consi	dered 9/28/	2004			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your next communication to Applicant.